

# SSC8162GS6

## N-Channel Small Switching MOSFET with ESD Protection

#### > Features

V <sub>DS</sub>	V <sub>GS</sub>	R <sub>DS(ON)</sub> Typ.	Ι <sub>D</sub>	ESD
60V	±12V	1Ω@10V	0.5A	500V
		1.5Ω@4V5	0.57	

### > Description

This device is an N-Channel enhancement mode MOSFET which is produced with high cell density and DMOS trench technology. This device particularly suits low voltage applications, especially for battery powered circuits, the tiny and thin outline saves PCB consumption.


### Applications

- Direct Logic-Level Interface: TTL/CMOS
- Drivers: Relays, Solenoids, Lamps, Hammers
- Display, Memories, Transistors, etc.
- Battery Operated System
- Solid-State Relays


#### Ordering Information

Device	Package	Shipping
SSC8162GS6	SOT-23	3000/Reel


#### Pin configuration



**SOT-23** 



Pin Configuration (Top View)





### Absolute Maximum Ratings (T<sub>A</sub>=25<sup>°</sup>C unless otherwise noted)

Symbol	Parameter	Ratings	Unit
V <sub>DSS</sub>	Drain-to-Source Voltage	60	V
V <sub>GSS</sub>	Gate-to-Source Voltage	±12	V
I <sub>D</sub>	Continuous Drain Current <sup>a</sup>	0.5	Α
I <sub>DM</sub>	Pulsed Drain Current <sup>b</sup>	1	Α
PD	Power Dissipation <sup>c</sup>	0.85	W
P <sub>DSM</sub>	Power Dissipation <sup>a</sup>	0.36	W
TJ	Operation junction temperature	-55~150	$^{\circ}$
T <sub>STG</sub>	Storage temperature range -55~150		$^{\circ}$

# ➤ Thermal Resistance Ratings (T<sub>A</sub>=25°C unless otherwise noted)

Symbol	Parameter	Maximum	Unit
ReJA	Junction-to-Ambient Thermal Resistance <sup>a</sup>	360	°C/W
Rejc	Junction-to-Case Thermal Resistance	155	°C/W

#### Note:

- a. The value of R<sub>θJA</sub> is measured with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz.copper, in a still air environment with T<sub>A</sub>=25 °C. The value in any given application depends on the user is specific board design. The power dissipation is based on the t≤10s thermal resistance rating.
- b. Repetitive rating, pulse width limited by junction temperature.
- c. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.

SSC-V1.0 www.sscsemi.com Analog Future







# ➤ Electrical Characteristics (T<sub>A</sub>=25°C unless otherwise noted)


Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250µA	60			٧
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}$ , $I_D = 250$ uA	0.75	1	1.25	V
		V <sub>GS</sub> = 10V, I <sub>D</sub> = 0.5A		1.1	2.5	Ω
Drain-Source On-Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 0.5A		1.5	3.5	
		V <sub>GS</sub> = 2.5V, I <sub>D</sub> = 0.2A		1.7	4	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 60V, V <sub>GS</sub> = 0V			1	μA
Gate-Source Leak Current	I <sub>GSS</sub>	V <sub>GS</sub> = ±12V, V <sub>DS</sub> = 0V			±10	μA
Transconductance	G <sub>FS</sub>	V <sub>DS</sub> = 10V, I <sub>D</sub> = 0.2A		0.1		s
Forward Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0V, I <sub>S</sub> = 0.2A			1.3	٧
Input Capacitance	C <sub>ISS</sub>	$V_{DS} = 25V$ , $V_{GS} = 0V$ , $f = 1MHz$		32		pF
Output Capacitance	Coss			6.3		
Reverse Transfer Capacitance	Crss	I – IIVIDZ		2.9		
Turn-on Delay Time	T <sub>D(ON)</sub>			26		ns
Rise Time	Tr	V <sub>GS</sub> = 10V, V <sub>DS</sub> = 10V,		10.5		
Turn-off Delay Time	$T_{D(OFF)}$	I <sub>D</sub> = 0.1A		37		
Fall Time	T <sub>f</sub>			21		
Total Gate Charge	Q <sub>G</sub>	$V_{GS} = 10V, V_{DS} = 15V,$ $I_{D} = 0.2A$		0.4		nC
Gate to Source Charge	Q <sub>G</sub> s			0.1		
Gate to Drain Charge	Q <sub>GD</sub>	ID - U.ZA	_	0.11		





# ➤ Typical Performance Characteristics (T<sub>A</sub>=25°C unless otherwise noted)
















On-Resistance vs. Junction Temperature



# Package Information



# Suggested Pad Layout





#### **DISCLAIMER**

SSCSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. SSCSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICIENCE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

THE GRAPHS PROVIDED IN THIS DOCUMENT ARE STATISTICAL SUMMARIES BASED ON A LIMITED NUMBER OF SAMPLES AND ARE PROVIDED FOR INFORMATIONAL PURPOSE ONLY. THE PERFORMANCE CHARACTERISTICS LISTED IN THEM ARE NOT TESTED OR GUARANTEED. IN SOME GRAPHS, THE DATA PRESENTED MAY BE OUTSIDE THE SPECIFIED OPERATING RANGE (E.G. OUTSIDE SPECIFIED POWER SUPPLY RANGE) AND THEREFORE OUTSIDE THE WARRANTED RANGE.

OUR PRODUCT SPECIFICATIONS ARE ONLY VALID IF OBTAINED THROUGH THE COMPANY'S OFFICIAL WEBSITE, CRM SYSTEM, OR OUR SALES PERSONNEL CHANNELS. IF CHANGES OR SPECIAL VERSIONS ARE INVOLVED, THEY MUST BE STAMPED WITH A QUALITY SEAL AND MARKED WITH A SPECIAL VERSION NUMBER TO BE VALID.