



SSC8313GS1

Dual P-Channel Enhancement Mode MOSFET

➤ Features

V _{DS}	V _{GS}	R _{DS(ON)} Typ.	I _D
-16V	±8V	35mΩ@-4V5	-9A
		56mΩ@-2V5	

➤ Description

This device is produced with high cell density DMOS trench technology, which is especially used to minimize on-state resistance. This device particularly suits low voltage applications such as portable equipment, power management and other battery powered circuits, and low in-line power dissipation are needed in a very small outline surface mount package. Excellent thermal and electrical capabilities.

100% UIS + ΔVDS + Rg Tested!


➤ Applications

- NB Battery
- DC/DC Conversion
- Load Switch


➤ Ordering Information

Device	Package	Shipping
SSC8313GS1	SOP-8	4000/Reel


➤ Pin configuration



SOP-8



Pin Configuration (Top View)



Marking

(YW: Internal Traceability Code)



➤ Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Ratings	Unit
V_{DSS}	Drain-to-Source Voltage	-16	V
V_{GSS}	Gate-to-Source Voltage	± 8	V
I_D	Continuous Drain Current ^d	$T_C=25^\circ\text{C}$	-9.0
		$T_C=100^\circ\text{C}$	-5
I_{DSM}	Continuous Drain Current ^a	$T_A=25^\circ\text{C}$	-5.8
		$T_A=70^\circ\text{C}$	-4.3
I_{DM}	Pulsed Drain Current ^b	-36	A
P_D	Power Dissipation ^c	$T_C=25^\circ\text{C}$	5
		$T_C=100^\circ\text{C}$	2
P_{DSM}	Power Dissipation ^a	$T_A=25^\circ\text{C}$	2.1
		$T_A=70^\circ\text{C}$	1.33
E_{AS}	Avalanche Energy ^b L=0.5mH Single Pulse	46	mJ
T_J	Operation junction temperature	-55~150	$^\circ\text{C}$
T_{STG}	Storage temperature range	-55~150	

➤ Thermal Resistance Ratings ($T_A=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Ratings	Unit
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance ^a	60	$^\circ\text{C}/\text{W}$
$R_{\theta JC}$	Junction-to-Case Thermal Resistance	25	

Note:

- The value of $R_{\theta JA}$ is measured with the device mounted on 1 in² FR-4 board with 2oz.copper, in a still air environment with $T_A=25^\circ\text{C}$. The value in any given application depends on the user is specific board design. The power dissipation is based on the $t \leq 10\text{s}$ thermal resistance rating.
- Repetitive rating, pulse width limited by junction temperature.
- The power dissipation P_D is based on $T_{J(MAX)}=150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.
- The value of $R_{\theta JC}$ has been determined of the temperature difference between junction and the case surface in contact with water cooled copper heat sink.




➤ **Electrical Characteristics (T_A=25°C unless otherwise noted)**


Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = -250uA	-16			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250uA	-0.45	-0.75	-1.2	V
Drain-Source On-Resistance	R _{DS(on)}	V _{GS} = -4.5V, I _D = -3.5A		35	60	mΩ
		V _{GS} = -2.5V, I _D = -3A		56	90	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -16V, V _{GS} = 0V			-1	uA
Gate-Source Leak Current	I _{GSS}	V _{GS} = ±12V, V _{DS} = 0V			±100	nA
Forward Voltage	V _{SD}	V _{GS} = 0V, I _S = -1.6A	-0.5	-0.75	-1.2	V
Gate Resistance	R _G	V _{DS} = 0V, f = 1MHz		1.8		Ω
Input Capacitance	C _{ISS}	V _{DS} = -8V, V _{GS} = 0V, f = 1MHz		1262		pF
Output Capacitance	C _{OSS}			161		
Reverse Transfer Capacitance	C _{RSS}			138		
Total Gate charge	Q _g	V _{GS} = -4.5V, V _{DS} = -8V, I _D = -3A		20		nC
Gate to Source charge	Q _{gs}			4.1		
Gate to Drain charge	Q _{gd}			4.3		
Turn-on Delay Time	T _{D(ON)}	V _{GS} = -4.5V, V _{DS} = -8V, R _L = 2Ω, R _G = 6Ω, I _D = -3A		25		ns
Rise time	T _r			30		
Turn-off Delay Time	T _{D(OFF)}			42		
Fall time	T _f			28		




➤ **Typical Performance Characteristics (T_A=25°C unless otherwise noted)**




Output Characteristics




Transfer Characteristics




On-Resistance vs. Drain Current and Gate Voltage



On-Resistance vs. Gate-to-Source Voltage




On-Resistance vs. Junction Temperature



Safe Operating Area vs. Junction-to-Ambient

➤ Package Information



DISCLAIMER

SSCSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. SSCSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICIENCE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

THE GRAPHS PROVIDED IN THIS DOCUMENT ARE STATISTICAL SUMMARIES BASED ON A LIMITED NUMBER OF SAMPLES AND ARE PROVIDED FOR INFORMATIONAL PURPOSE ONLY. THE PERFORMANCE CHARACTERISTICS LISTED IN THEM ARE NOT TESTED OR GUARANTEED. IN SOME GRAPHS, THE DATA PRESENTED MAY BE OUTSIDE THE SPECIFIED OPERATING RANGE (E.G. OUTSIDE SPECIFIED POWER SUPPLY RANGE) AND THEREFORE OUTSIDE THE WARRANTED RANGE.

OUR PRODUCT SPECIFICATIONS ARE ONLY VALID IF OBTAINED THROUGH THE COMPANY'S OFFICIAL WEBSITE, CRM SYSTEM, OR OUR SALES PERSONNEL CHANNELS. IF CHANGES OR SPECIAL VERSIONS ARE INVOLVED, THEY MUST BE STAMPED WITH A QUALITY SEAL AND MARKED WITH A SPECIAL VERSION NUMBER TO BE VALID.