

SSC8149GN6

P-Channel Enhancement Mode MOSFET

> Features

V _{DS}	V _{GS}	R _{DS(ON)} Typ.	l _D
-40V	+20V	8.2mΩ@-10V	-60A
-40 V	V	11.5mΩ@-4.5V	-00/

Pin configuration




PDFN5X6-8L(Top View)

> Description

The SSC8149GN6 uses advanced trench technology to provide excellent RDS(ON) and low gate charge. The complementary MOSFETs may be used to form a level shifted high side switch, and for a host of other applications.

100% UIS + ΔVDS + Rg Tested!



Pin Configuration

Applications

- PWM Applications
- Load Switch
- DC-DC Converters
- Wireless Chargers

Ordering Information

Device	Package	Shipping
SSC8149GN6	PDFN5X6-8L	5000/Reel



<u>Marking</u>

(XXYY: Internal Traceability Code)



➤ Absolute Maximum Ratings (T_A=25°C unless otherwise noted)

Symbol	Parameter		Ratings	Unit	
V _{DSS}	Drain-to-Source Voltage		-40	V	
V _{GSS}	Gate-to-Source Vol	tage	±20	V	
1-	Continuous Drain Current d	T _C =25℃	-60	Λ.	
l _D	Continuous Drain Current	Tc=100°C	-33	- A	
1	0	T _A =25℃	-14.5	Δ.	
lоsм	Continuous Drain Current ^a	T _A =70°C	-11	- A	
I _{DM}	Pulsed Drain Curre	Pulsed Drain Current ^b		Α	
Б	Device Dissipation C	Tc=25℃	48	10/	
P_D	Power Dissipation ^c	T _A =70 °C	19	W	
П	Device Dissipation 2	T _A =25℃	2.8	10/	
P_{DSM}	Power Dissipation ^a	T _A =70°C	1.8	W	
I _{AS}	Avalanche Current ^b L=0.5mH Single Pulse		-34	Α	
Eas	Avalanche Energy ^b L=0.5mH Single Pulse		289	mJ	
TJ	Operation junction temperature		-55~150	- °C	
Tstg	Storage temperature	range	-55~150		

➤ Thermal Resistance Ratings (T_A=25°C unless otherwise noted)

Symbol	Parameter	Ratings	Max.	Unit
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance a	45	59	°C/W
R _{θJC}	Junction-to-Case Thermal Resistance	2.6	3.5	C/VV

Note:

- a. The value of $R_{\theta JA}$ is measured with the device mounted on 1 in² FR-4 board with 2oz.copper,in a still air environment with T_A =25 °C. The value in any given application depends on the user is specific board design. The current rating is based on the t≤10s thermal resistance rating.
- b. Repetitive rating, pulse width limited by junction temperature.
- c. The power dissipation P_D is based on T_{J(MAX)}=150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.
- d. The maximum current rating is package limited.

SSC-V1.0 www.sscsemi.com Analog Future







\succ Electrical Characteristics (T_A=25°C unless otherwise noted)

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = -250uA	-40			V
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = -250uA$	-1	-1.8	-3	V
Drain-Source On-Resistance	R _{DS(on)}	V _{GS} = -10V, I _D = -15A		8.2	12	mΩ
Drain-Source On-Resistance	R _{DS(on)}	V _{GS} = -4.5V, I _D = -10A		11.5	16	mΩ
Zero Gate Voltage Drain Current	loss	V _{DS} = -40V, V _{GS} = 0V			-1	uA
Gate-Source Leak Current	lgss	$V_{GS} = \pm 20V, V_{DS} = 0V$			±100	nA
Forward Voltage	V_{SD}	V _{GS} = 0V, I _S = -10A			-1.3	V
Gate Resistance	R _G	V _{DS} = 0V, f = 1MHz		2.4		Ω
Input Capacitance	Cıss	V - 20V		4280		
Output Capacitance	Coss	$V_{DS} = -20V$, $V_{GS} = 0V$, $f = 1MHz$		408		pF
Reverse Transfer Capacitance	C _{RSS}	VGS – UV, I – IIVIMZ		325		
Total Gate Charge	Q _G)/ - 40)/		68		
Gate to Source Charge	Q _{GS}	$V_{GS} = -10V$, $V_{DS} = -20V$, $I_{D} = -10A$		10		nC
Gate to Drain Charge	Q _{GD}	V _{DS} 20V, I _D 10A		11		
Turn-on Delay Time	T _{D(ON)}			6.6		
Rise Time	Tr	V _{GS} =-10V, V _{DS} = -20V,		6.2		
Turn-off Delay Time	$T_{D(OFF)}$	$R_L = 1\Omega$, $R_G = 3\Omega$		92		ns
Fall Time	T _f			98		
Diode Recovery Time	Trr	I _F =-10A, di/dt=-100A/us		18		ns
Diode Recovery Charge	Qrr	I _F =-10A, di/dt=-100A/us		11		nC




➤ Typical Performance Characteristics (T_A=25°C unless otherwise noted)






Output Characteristics



Transfer Characteristics




On-Resistance vs. Drain Current and Gate Voltag

Drain Current_-I_D(A)


10

15

20



On-Resistance vs. Gate-to-Source Voltage




On-Resistance vs. Junction Temperature

Safe Operating Area vs. Junction-to-Ambient



Package Information



Symbol	MILL IMETER			
	Min	Nom	Max	
Α	0.90	1.05	1.20	
b	0.25	0.30	0.51	
С	0.15	0.25	0.35	
D	4.80	5.10	5.40	
D1	4.80	5.00	5.20	
D2	3.70	4.00	4.30	
E	5.80	6.15	6.50	
E1	5.50	5.75	5.95	
E2	3.30	3.45	3.67	
е	1.27BSC			
Н	0.40	0.60	0.93	
L	0.45	0.65	0.85	
L1	0.00	0.10	0.25	
S	0°		12°	



DISCLAIMER

SSCSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. SSCSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICIENCE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

THE GRAPHS PROVIDED IN THIS DOCUMENT ARE STATISTICAL SUMMARIES BASED ON A LIMITED NUMBER OF SAMPLES AND ARE PROVIDED FOR INFORMATIONAL PURPOSE ONLY. THE PERFORMANCE CHARACTERISTICS LISTED IN THEM ARE NOT TESTED OR GUARANTEED. IN SOME GRAPHS, THE DATA PRESENTED MAY BE OUTSIDE THE SPECIFIED OPERATING RANGE (E.G. OUTSIDE SPECIFIED POWER SUPPLY RANGE) AND THEREFORE OUTSIDE THE WARRANTED RANGE.

OUR PRODUCT SPECIFICATIONS ARE ONLY VALID IF OBTAINED THROUGH THE COMPANY'S OFFICIAL WEBSITE, CRM SYSTEM, OR OUR SALES PERSONNEL CHANNELS. IF CHANGES OR SPECIAL VERSIONS ARE INVOLVED, THEY MUST BE STAMPED WITH A QUALITY SEAL AND MARKED WITH A SPECIAL VERSION NUMBER TO BE VALID.